When the distributed generation system is connected with the existing power grid, Loop Phase-Locked (PLL) is usually used to lock the power grid voltage phase and the inverter output voltage phase synchronization relationship, so as to control the inverter. Therefore, the performance of the phase locked loop will directly affect the control effect and stability of the grid connected converter, Even if the three-phase voltage in the grid is abrupt or unbalanced. The phase locked circuit is still required to track the grid voltage phase accurately and quickly. Software phase locked loop (Phase-Locked Loop Software, SPLL) can be used to achieve the program language.
Introduction
With the solar energy, wind power and other power generation increasingly attention and utilization, if the distributed generation system willing to be fully utilized, it needs to connect to the existing power grid. Based on the characteristics of wind energy and solar energy into electric energy, the distributed generation system often needs to use the equipment which can transform the power to realize the grid connection. The electric power equipment based on power electronic technology, has a common characteristic, which is the use of inverter based circuit structure with a network interface for the grid. To complete the inverter output voltage and grid voltage synchronization, we must obtain the size and frequency of the phase relationship of the grid bus, thereby to control the inverter, to ensure synchronization between the inverter output voltage and grid voltage, Usually the use of Phase-Locked Loop(PLL) to measure the phase angle from network side voltage, it is necessary to function can be measured from the phase of positive sequence voltage component in three-phase power system, sometimes additional measurement of grid voltage amplitude and frequency and so on information, The output of the PLL is the most basic and important parameter in the power system, The true reliability of the information directly affects the control performance of the inverter, so the importance of PLL is remarkable. The basic characteristics of the phase-locked loop to some extent also directly affect the performance of the control system.
Regardless of the extreme conditions of the system, Such as three-phase voltage unbalance, harmonic effects, or in normal conditions, It is required that the phase locked loop can detect the phase of the grid voltage quickly and accurately, Thus, the steady-state and dynamic performance of the grid connected inverter is guaranteed. Therefore, the phase locked loop is a problem which must be faced by the inverter, this is also the basis of grid connected inverter control, how to achieve the accuracy of the phase angle is a new challenge in the case of the grid voltage distortion or unbalance.
In order to keep the phase synchronization of the grid connected inverter and the grid phase, it is necessary to study the PLL circuit with high precision, Even when power grid three-phase voltage unbalance occurs, distortion or voltage drop conditions, PLL circuit must quickly and accurately track and lock the positive sequence voltage phase .
Software Phase Locked Loop and Basic Principle
Software phase locked loop(SPLL) implementation does not rely onspecialized hardware, and the programming language through the implementationof its functions through the operation of the Phase. This kind of softwarephase locked loop can solve some problems that cannot be solved by hardware,such as zero drift, voltage saturation.Online upgrade control strategy donot rely on changes in the hardwarestructure; low cost, small size, easy promotion and production.Therefore, how to develop high quality andhigh efficiency is the software phase locked loop algorithm,It is a new challenge to combine thedigital signal processor (DSP) and the basic analog circuit to complete thephase tracking and the phase locking of the grid connected inverter.
The basic structure of the PLL consists of 3 parts,Phase detector (PD),respectively,Loopfilter (LF) and Voltage controlledoscillator (VCO),The connection between them is shown in Figure 1 , which usesthe error voltage signal between the input and output voltage signals tocontrol the final output frequency. When the input and output stability, nofrequency difference, phase difference is zero, no error voltage signal varieswith time, the PLL entered the "locked" state, so the PLL is inessence a closed-loop feedback controller. The basic working principle is:The difference between the grid voltage andthe synchronous signal is converted into a voltage signal,And then through the low-pass filter is theloop filter, Finally, without the high frequency component,sent to the voltage controlled oscillatorto control the frequency and phase of the inverter output voltage,So as to keep synchronization with gridvoltage.Phase locked loop is characterized by its feedback process, When thereis a deviation between the input and output signals of the phase locked loop, Thephase detector output pulses corresponding to the degree of deviation,The averagevalue of the pulse voltage after low pass filtering can change the size andspeed of the VCO output frequency, Finally, the phase difference tends to zeroand the same phase frequency is achieved.At the same time, we should also note that the delaytime caused by the low pass filter of the phase-locked loop will affect thedynamic process.
Principle and Simulation of Software Phase Locked Loop
Single Synchronous Reference Frame for Software Phase LockedLoop(SSRF SPLL)SSRF SPLLThe function of the software phase lockedloop is realized by theClarktransform, theParker transform, the synchronous rotation coordinates and the PI control.When the three-phase system is stable, the mathematicalmodel can effectively detect the frequency, phase and amplitude of the voltage of the power grid. The SSRF SPLL control block diagram is shown in figure2.Adding the Power frequency angular frequency at theangular frequency can improve the speed of phase locking,After PI adjustment, and then obtain thephase angle information.Thesame as the theoretical analysis, the system can be a good voltage phaselocking and phase tracking. The Clark transform:
The Parker transform:
The main drawback of SSRF SPLL is easy to receive the interference of negative sequence components, thus affecting the performance of PLL, if want to get a higher steady-state precision, the cutoff frequency of the lowpass filter must be low enough, but also will cause larger inertia and filtering time, which leads the dynamic performance down.
In order to overcome the problem of the accuracy and dynamic performance of the phase locked loop under unbalanced voltage in three-phase power system, a new method is proposed Decoupled Double Synchronous Reference Frame SPLL(DDSRF SPLL)
(2)Decoupled Double Synchronous Reference Frame SPLL(DDSRF SPLL) The use of nonlinear, large capacity single-phase load, transient power grid and other faults will lead to three-phase grid voltage in an unbalanced state, the common contact voltage waveform distortion. In order to meet the requirements of the power grid voltage quality, when the grid voltage is unbalanced, it is necessary to extract each sequence component of the three-phase asymmetrical voltage by a specific phase locking technique, which is used as the input of the control system. In order to improve the accuracy of detection and to better lock phase function we choose Decoupled Double Synchronous Reference Frame SPLL. The DDSRF SPLL control block diagram is shown in figure 3 . In the power grid voltage unbalance condition carries on the theoretical analysis, based on the symmetrical component method can be grid voltage (only considering fundamental) do such as formula (3) decomposition. 
(7) From the formula (7), we know that, after decoupling, the harmonic component of the second harmonic generation, which is generated by the negative sequence component, has been eliminated, so that the negative sequence component of the voltage of the network will not affect the phase locked loop. Figure 7 . DDSRF SPLL unbalance. Figure 9 . DDSRF SPLL harmonics.
Simulation and Analysis
To verify the performance of the software phase locked loop, the simulation experiments are carried out by using MATLAB. According to different environments, three phase voltage balance, three phase voltage unbalance, three phase power grid contains harmonics, these three cases are chosen for the control experiment.
Case 1: Three Phase Voltage Balance
In the three-phase balance of the powersystem, the A phase grid voltage and the corresponding SSRF PLL phase lockedoutput are shown in figure 4 and DDSRF PLL in figure 5.
Case 2: Three Phase Voltage Unbalance
When the grid voltage is unbalanced, namelythe existence of negative sequence voltage disturbance, A phase voltage and thecorresponding SSRF PLL phase output as shown in Figure 6andDDSRF PLLin Figure7;simulation conditions set: in the0.05-0.12s time period, other conditions remain unchanged, the amplitude of U(U represents the voltage amplitude. No longer follow-up) and the initial phaseangle for negative sequence voltage interference 0; the rest of the time whenthe same voltage and three-phase balanced voltage.
Case 3: Three Phase Power Grid Contains Harmonics
When the grid voltage distortion, namely harmonic voltage disturbance, A phase voltage and the corresponding SSRF PLL phase output as shown in Figure 8 and DDSRF PLL in Figure 9 ;simulation conditions set: in the 0.05-0.12s time period, other conditions remain unchanged, the introduction of 0.5U amplitude and the initial phase angle of 0 for the 5 harmonic interference voltage the rest of the time; voltage and three-phase balanced voltage same.
Conclusion
Under the condition of three phase voltage balance, the SSRF SPLL andDDSRF SPLL can accurately track the phase, and the dynamic response speed ofthe former is better than the latter when the PI control parameters areunchanged.
The situation of unbalanced voltage in three-phase system, frequencyerror signal software PLL 2ω harmonic signal always exists in the singlesynchronous coordinate system generated, in fact can not be achieved withoutstatic error, because no way can reduce the bandwidth of the system smallenough, so the effect of SPLL in SSRF will be greatly affected.The decoupledphase locked loop can eliminate the influence of the 2ndharmonic onthe error signal, so as to realize the steady state, The reference component ofpositive sequence and positive sequence components to maintain synchronization,The negative sequence component of the influence for positive sequence dqcoordinate were inhibited. The successful separation of positive sequencevoltage and amplitude of three-phase positive voltage effective value, Highoutput performance of the PLL is guaranteed.Compared to the dynamic response speed, SSRF SPLL hasthe advantage, but DDSRF SPLL is a better solution in the three-phaseunbalanced voltage condition of phase tracking and locking problem, and hasgood dynamic performance and precise voltage amplitude and frequency ofinformation.
Because the software phase locked loop of single synchronous coordinatesystem is not very ideal,whenthe three-phase voltage contains a low harmonic,The influence of harmonic can only be reduced bysacrificing the dynamic speed,Atthe same time, the bandwidth of PLL is reduced.DDSRF SPLL itself has a low-pass filter link, cansuppress the role of a certain range of harmonics.
These above two methods are compared and summarized. It is obvious that the DDSRF SPLL has better lock-in effect and applicationvalue.
